

it may be injected through holes  
k 30.

wing FIG. 6 is shown with a  
GA) of solder balls 72 on the  
bstrate. Thus, the semiconductor  
to another substrate such as a  
of forming the semiconductor  
and 6, the gel elastomer layer 70  
18 of the semiconductor die 12,  
he attachment surface 46 of the

awing FIGS. 5 and 6, overpres-  
interface is eliminated by the  
elastomer. Simultaneously, the  
of the filled gel elastomer main-  
from the device.

skilled in the art that various  
may be made to the method and  
as disclosed herein without  
and scope of the invention as  
aims.

mbly comprising:

ace;

ng a plurality of edges, an active  
e surface, the semiconductor die  
e back side surface adhesively  
of the substrate;

l covering a portion of the sur-  
the plurality of edges of the  
d a portion of the active surface  
die; and

portion of the active surface of

sembly of claim 1, wherein the  
ty of fins thereon.

mbly comprising:

arality of circuits on a surface

ving a plurality of bond pads  
urface thereof and having a back

connecting the plurality of bond  
tor die to the plurality of circuits

4. The semiconductor assembly of claim 3, wherein the  
heat sink cap includes a plurality of fins thereon.

5. The semiconductor assembly of claim 3, wherein the  
compliant adhesive filled gel elastomer includes a cross-  
linked silicone.

6. A semiconductor assembly comprising:  
a substrate having a plurality of electrical connections on  
a surface thereof;

at least one semiconductor die having a plurality of bond  
pads on an active surface thereof and having a back side  
surface, a portion of the back side surface adhesively  
attached to a portion of the surface of the substrate;

a plurality of wire bonds connecting the plurality of bond  
pads of the semiconductor die to the plurality of  
electrical connections of the substrate;

an encapsulant material covering a portion of the surface  
of the substrate, the plurality of bond pads on the active  
surface of the semiconductor die, a portion of the active  
surface of the semiconductor die, and the plurality of  
wire bonds; and

a heat sink attached to a portion of the active surface of  
the semiconductor die.

7. The semiconductor assembly of claim 6, wherein the  
heat sink includes a plurality of fins thereon.

8. A semiconductor assembly comprising:

a substrate having a surface having a plurality of circuits  
thereon;

a semiconductor die having a plurality of bond pads  
located on an active surface thereof and having a back  
side surface;

a plurality of solder balls connecting the plurality of bond  
pads of the semiconductor die to the plurality of circuits  
of the substrate;

a metal filled cross-linked silicone compliant adhesive  
filled gel elastomer contacting a portion of the back  
side surface of the semiconductor die; and

a heat sink cap having a portion thereof in contact with a  
portion of the metal filled cross-linked silicone com-  
pliant adhesive filled gel elastomer, the heat sink cap  
enclosing the metal filled cross-linked silicone compli-  
ant adhesive filled gel elastomer, the semiconductor  
die, the plurality of solder balls, and at least a portion  
of the substrate.

9. The semiconductor assembly of claim 8, wherein the  
heat sink cap includes a plurality of fins thereon.

\* \* \* \* \*

Ex Patent  
105

onto the top of the heat sink fins themselves.

(8) However, although heat sinks are effective in removing heat generated by a semiconductor die, attaching the heat sinks to the dies, or packages in a thermally efficient manner presents difficulties for semiconductor package designers. For example, FIG. 1B shows a cross-sectional view of a conventional encapsulated semiconductor package. The package 100 comprises a package substrate 102 having a plurality of solder balls 112 mounted to its lower surface. Solder balls 112 are used for providing electrical connection to a printed circuit board (not shown). A semiconductor die 106 is mounted to the upper surface of the package substrate 102 by a die attach material, such as epoxy, 114. Electrical connection between the circuit elements on the active surface of the die 106 and conductive traces on the package substrate 102 are provided by bond wires 108. An encapsulant 104 covers the die 106 and bond wires 108 in order to prevent damage to the package when it is handled and installed on the printed circuit board. This type of packaging is sometimes referred to as "glob-top" packaging due to the presence of the encapsulant 104. This type of packaging is desirable due to its low cost, however, the thermal performance of encapsulated packages are poor because the encapsulant 104 has a low thermal conductivity which prevents good heat transfer between the semiconductor die 106 and a heat sink which may be attached to the package.

(9) One solution to the above problem is to provide a direct connection between the heat sink and the semiconductor die. This can be accomplished by the use of "flip-chip" packaging. A cross-sectional view of a conventional flip-chip package is shown in FIG. 2. In this case, the package 200 includes a package substrate 202 having a number of electrically conductive solder balls 206 formed on its lower surface to provide electrical contact between the package 200 and a printed circuit board (not shown). A semiconductor die 210 is mounted to the upper surface of the package substrate 202 by a number of solder bumps 214 which are formed on bond pads on the active surface of the semiconductor die 210. An underfill material 212 is provided to encapsulate and protect the solder bumps 214. Thus, it is noted that unlike the encapsulated package shown in FIG. 1B where the active surface of the die faces away from the package substrate, in a flip-chip package the active surface of the die is "flipped" so that it faces the



United States Patent  
Chia et al.

(16) Patent No.: US 6,225,695 B1  
(43) Date of Patent: May 1, 2001

(54) GROOVED SEMICONDUCTOR DIE FOR FLIP-CHIP HEAT SINK ATTACHMENT

5,287,865 \* 2:1995 Nishiguchi ..... 257,704  
5,574,006 \* 5:1995 Lee et al. .... 257,713  
5,644,782 \* 7:1997 Kawanishi et al. .... 257,788  
5,770,475 \* 8:1998 Sornali et al. .... 498,122

(75) Inventors: Chih J. Chia, Cupertino, Sang-Soo Lim, San Jose, Matthew Abramson, Cupertino, all of CA (US)

FOREIGN PATENT DOCUMENTS

(78) Assignee: LSI Logic Corporation, Milpitas, CA (US)

FR-212947 \* 2:1983 (FR) ..... 257,712

(\*) Notice: This patent is based on a continued prosecution application filed under 37 CFR 1.53(a), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

\* cited by examiner

Primary Examiner—Alexander O. Williams


(57) ABSTRACT

One aspect of the invention relates to a flip-chip semiconductor package. In one version of the invention, the flip-chip semiconductor package includes a package substrate having an upper surface, a lower surface and a plurality of conductive traces. The upper surface having an upper plurality of electrical contacts coupled to the conductive traces, the lower surface having a lower plurality of electrical contacts coupled to the conductive traces, the lower plurality of electrical contacts being accessible to electrical contacts on a printed circuit board; a semiconductor die having an active surface and a non-active surface, the active surface having a plurality of circuit elements and a plurality of bond pads formed thereon, the bond pads being attached to the upper plurality of electrical contacts by solder bumps, the non-active surface having a plurality of grooves formed thereon; and a heat sink attached to the non-active surface of the semiconductor die.

(31) Appl. No.: 08/465,796  
(32) Filed: Jun. 5, 1997  
(31) Int. Cl.<sup>7</sup> ..... H01L 23/34  
(32) U.S. Cl. .... 257,707; 257,713; 257,706; 257,730; 257,737; 257,779; 257,782; 257,783  
(38) Field of Search: ..... 257,712, 707, 257,710, 711, 713, 714, 715-717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000

(56) References Cited  
U.S. PATENT DOCUMENTS  
5,223,545 \* 4:1993 Tadokoro ..... 257,722

16 Claims, 9 Drawing Sheets



Col 2, 1, 63234

the heat sink 100 includes a base member 102, having a base surface 103 which is attachable to a corresponding surface of the semiconductor package. Heat sink 100 is also provided with a heat dissipating surface 105. In this case, the surface 105 includes fins 104a, 104b, 104c and 104d which provide greater surface area for convection cooling. Other designs include a plurality of cooling pins which rise from the base member. Numerous types of pins are known in the art having cross-sections of various shapes. Forced convection may be provided by a fan which passes air over a circuit board to which the packaged semiconductor is mounted, or, in some cases, a fan may be mounted directly onto the top of the heat sink fins themselves.

(8) However, although heat sinks are effective in removing heat generated by a semiconductor die, attaching the heat sinks to the dies, or packages in a thermally efficient manner presents difficulties for semiconductor package designers. For example, FIG. 1B shows a cross-sectional view of a conventional encapsulated semiconductor package. The package 100 comprises a package substrate 102 having a plurality of solder balls 112 mounted to its lower surface. Solder balls 112 are used for providing electrical connection to a printed circuit board (not shown). A semiconductor die 106 is mounted to the upper surface of the package substrate 102 by a die attach material, such as epoxy, 114. Electrical connection between the circuit elements on the active surface of the die 106 and conductive traces on the package substrate 102 are provided by bond wires 108. An encapsulant 104 covers the die 106 and bond wires 108 in order to prevent damage to the package when it is handled and installed on the printed circuit board. This type of packaging is sometimes referred to as "glob-top" packaging due to the presence of the encapsulant 104. This type of packaging is desirable due to its low cost, however, the thermal performance of encapsulated packages are poor because the encapsulant 104 has a low thermal conductivity which prevents good heat transfer between the semiconductor die 106 and a heat sink which may be attached to the package.

(9) One solution to the above problem is to provide a direct connection between the heat sink and the semiconductor die. This can be accomplished by the use of "flip-chip" packaging. A cross-sectional view of a conventional flip-chip package is shown in FIG. 2. In this case, the package 200 includes a package substrate 202 having a number of

U.S. Patent

May 1, 2001

Sheet 1 of 5

US 6,225,695 B1




FIG. 1A  
(Prior Art)




FIG. 1B  
(Prior Art)

# United States Patent (19)

Mertol

(11) Patent Number: 5,909,056  
(45) Date of Patent: Jun. 1, 1999

## 54] HIGH PERFORMANCE HEAT SPREADER FOR FLIP CHIP PACKAGES

(72) Inventor: Atila Mertol, Cupertino, Calif.

(73) Assignee: LSI Logic Corporation, Milpitas, Calif.

(21) Appl. No.: 08/366,814  
(22) Filed: Jun. 3, 1997

(51) Int. Cl.<sup>6</sup> ..... H06K 29/4, H01L 23/01  
(52) U.S. Cl. .... 257/704; 257/712; 257/717; 257/719; 257/736; 257/787; 257/797; 257/798; 257/722; 438/122; 438/123; 261/083  
(58) Field of Search: 257/722, 736, 742, 719, 723, 787, 798, 736, 707, 714, 715; 274/263; 438/122, 123

### References Cited

#### U.S. PATENT DOCUMENTS

4,052,677	5/1978	Spigton	261/386
4,914,821	4/1990	Aschell et al.	261/366
4,987,478	1/1991	Reas et al.	257/707
5,123,758	11/1994	Reay	79/362
5,187,435	12/1993	Niedigold	257/713
5,512,058	4/1996	Samad	257/794
5,523,865	6/1996	Richard	257/709
5,579,325	11/1996	Schulz	79/362
5,615,286	10/1997	Collins et al.	257/713
5,627,126	4/1997	Khan	257/707



US 5909056A


IBM Technical Disclosure Bulletin vol. 34 No. 7B Aluminous Nickel Cap Design Overcoming Problems of Thermal Conductivity and TBC Adhesion with Polymer-Ceramic Substrates, Dec. 1991.

Primary Examiner—Alexander Oscar Williams

### ABSTRACT

According to one aspect of the invention, a multilayered package is provided including a package substrate having an upper surface and a lower surface, wherein electrical contacts on the lower surface of the substrate are coupled to corresponding electrical contacts on a printed circuit board by a plurality of solder bumps. A semiconductor die having a non-active surface and an active surface, wherein the active surface is electrically coupled to the upper surface of the package substrate by a plurality of solder bumps, and an integrated heat spreader and ring are disposed within the non-active surface of the semiconductor die by a phase change material which is retained by a micro-patterned ring while in a liquid state, wherein heat generated by the die is transferred to the heat spreader, and wherein the heat spreader has a protrusion formed therein which matches the outermost size of the die.

1 Claim, 1 Drawing Sheet



# U.S. Patent

Jun. 1, 1999

5,909,056




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4A



FIG. 4B




FIG. 4C

Thus, the thermal conductivity of the thermally conductive elastomer limits the overall ability to dissipate ohmic heat.

(5) Typical thermally conductive elastomers contain a ceramic filler such as boron nitride or alumina in an elastomer matrix. The alumina is generally in the form of irregularly shaped  $\alpha$ -alumina particles. The elastomers used

are usually urethane or silicone based. While these materials are adequate in many instances, there is a constant demand for thermally conductive elastomers with improved thermal conductivity and electrical insulating properties.

## (6) SUMMARY OF THE INVENTION

(7) The invention provides filled thermally conductive electrically insulating elastomers of improved thermal conductivity using alumina platelets as the filler.

(8) In one aspect, the invention encompasses a thermally conductive electrically insulating filled elastomer composition comprising an elastomer and filler, the filler comprising alpha alumina platelets.

(9) The platelets preferably average less than one micron in thickness and preferably have an average aspect ratio of at least about 5:1. Preferably the elastomer composition contains at least about 70 wt% alumina platelets.

## (10) DETAILED DESCRIPTION OF THE INVENTION

(11) The compositions of the invention generally comprise an elastomer and alpha alumina platelets as a thermally conductive filler.

(12) The elastomer may be any known compatible elastomer such as silicones, styrene-containing block copolymers, olefin-containing block copolymers, and the like. The elastomer may be a crosslinkable block copolymer if desired.

(13) Silicone elastomers are preferably formed from a silicone gum which is crosslinked using a catalyst. An example of a suitable silicone gum is sold under the name "Silastic.RTM. 4-2765" by Dow Corning, Inc. A peroxide catalyst: 2,5-dimethyl 2,5-bis (t-butyl peroxy) hexane 50% on CaCO<sub>3</sub> sold by R. T. Vanderbilt as Varox.RTM. DBPH-50 is an example of a suitable catalyst.

(14) Preferred block copolymers are thermoplastic rubbers such as Kraton.RTM.

Block et al  
524/430  
8/11/92

1

5,137,959

2

### THERMALLY CONDUCTIVE ELASTOMER CONTAINING ALUMINA PLATELETS

#### BACKGROUND OF THE INVENTION

Thermally conductive elastomers are elastomeric materials which contain a thermally conductive filler. They are primarily used in electronics applications in instances where good thermal conduction and electrical insulation are needed in the same material. For example, a thermally conductive elastomer may be used as an interface between a semiconductor electronic component and a metal heat sink.

Many electronics designs and applications are linked by the ability to dissipate ohmic heat generated during the operation of the electronics. Many electronic components, especially semiconductor components, are prone to breakdown at high temperatures. Thus, the ability to dissipate heat is a limiting factor on the performance of the component.

High thermal conductivity metal heat sinks, because of their high electrical conductivity, cannot be directly contacted with electronic components. Therefore, thermally conductive elastomer material is used as a thermally conductive, electrically insulating interface between the electronic component and the metal heat sink. The thermal conductivity of thermally conductive elastomer is generally much less than that of the metal heat sink. Thus, the thermal conductivity of the thermally conductive elastomer limits the overall ability to dissipate ohmic heat.

Typical thermally conductive elastomers contain a ceramic filler such as boron nitride or alumina in an elastomer matrix. The alumina is generally in the form of irregularly shaped  $\alpha$ -alumina particles. The elastomers used are usually urethane or silicone based. While these materials are adequate in many instances, there is a constant demand for thermally conductive elastomers with improved thermal conductivity and electrical insulating properties.

#### SUMMARY OF THE INVENTION

The invention provides filled thermally conductive electrically insulating elastomers of improved thermal conductivity using alumina platelets as the filler.

In one aspect, the invention encompasses a thermally conductive electrically insulating filled elastomer composition comprising an elastomer and filler, the filler comprising alpha alumina platelets.

The platelets preferably average less than one micron in thickness and preferably have an average aspect ratio of at least about 5:1. Preferably the elastomer composition contains at least about 70 wt% alumina platelets.

#### DETAILED DESCRIPTION OF THE INVENTION

The compositions of the invention generally comprise an elastomer and alpha alumina platelets as a thermally conductive filler.

The elastomer may be any known compatible elastomer such as silicones, styrene-containing block copolymers, olefin-containing block copolymers, and the like. The elastomer may be a crosslinkable block copolymer if desired.

Silicone elastomers are preferably formed from a silicone gum which is crosslinked using a catalyst. An example of a suitable silicone gum is sold under the name "Silastic @ 4-2765" by Dow Corning, Inc. A

peroxide catalyst: 2,5-dimethyl hexane 50% on CaCO<sub>3</sub> sold by rox @ DBPH-50 is an example.

Preferred block copolymers such as Kraton @ G-1657 butylene-styrene block copolymer rubber ratio of 13/87 sold by

Preferred crosslinkable block copolymers such as Kraton @ RP-6501 sold by S. rubbers are styrene/olefin base G-1901-X has carboxyl group ethoxysilanol groups. In order, crosslinking agent and a crosslinking agent combined with the crosslinking agent is thoxymethylmelamine sold by 600 (aromatic sulfonic acid) Cyanamid. For RP-6501, preferred catalyst.

The thermally conductive fillers platelets. Other thermally conductive fillers may be used in conjunction with the elastomer, compositions having also thermally conductive filler are preferred. The platelets preferably have an average thickness of less than one micron (smaller diameters in preferred) and an average thickness to diameter ratio (aspect ratio) of at least about 5:1. The platelets may be obtained by any known process.

The proportion of alumina platelets in the composition may vary depending on the desired thermal conductivity, desired, etc. Generally, the thermal conductivity increases with the proportion of alumina platelets. Preferably the composition contains at least about 60 wt% platelets, more preferably at least about 70 wt%. The balance of the composition may comprise elastomer and any auxiliary materials, residual solvents, plasticizers, and appropriate conventional additives incorporated into the composition.

The filled elastomer composition has a thermal conductivity of at least about 0.5 cal/sec-cm-K, more preferably at least about 1.0 cal/sec-cm-K. The thermal conductivity of the type of elastomer used. Silastic provides higher thermal conductivity (about  $3.9 \times 10^{-3}$  cal/sec-cm-K).

The filled elastomers may be formed by any conventional method. In any conventional method, the elastomer and filler are mixed and then heated and pressed. The mixture may be dried and then heated and pressed. The drying of the initial mixture does not affect the invention. The invention is further illustrated by the following examples. The invention is not limited to the process steps or results given.